

1Gb DDR3L SDRAM

Lead-Free&Halogen-Free (RoHS Compliant)

H5TC1G83EFR-xxA H5TC1G83EFR-xxI H5TC1G63EFR-xxA H5TC1G63EFR-xxI

*SK hynix Inc. reserves the right to change products or specifications without notice



Revision History

Revision No.	History	Date	Remark
1.0	Official Version Release	July. 2012	



Description

The H5TC1G83EFR-xxA(I) and H5TC1G63EFR-xxA(I) are a 1Gb low power Double Data Rate III (DDR3L) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density, high bandwidth and low power operation at 1.35V. SK Hynix DDR3L SDRAM provides backward compatibility with the 1.5V DDR3 based environment without any changes. (Please refer to the SPD information for details.)

SK Hynix 1Gb DDR3L SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the clock (falling edges of the clock), data, data strobes and write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.

Device Features and Ordering Information

FEATURES

- VDD=VDDQ=1.35V + 0.100 / 0.067V
- Fully differential clock inputs (CK, CK) operation
- Differential Data Strobe (DQS, DQS)
- On chip DLL align DQ, DQS and DQS transition with CK transition
- DM masks write data-in at the both rising and falling edges of the data strobe
- All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
- Programmable CAS latency 6, 7, 8, 9, 10, 11, 12 and 13 supported
- Programmable additive latency 0, CL-1, and CL-2 supported
- Programmable CAS Write latency (CWL) = 5, 6, 7, 8
- Programmable burst length 4/8 with both nibble sequential and interleave mode

- BL switch on the fly
- 8banks
- Average Refresh Cycle (Tcase of 0 °C~95°C)
 - 7.8 μ s at 0°C ~ 85 °C
 - $3.9 \mu s$ at $85^{\circ}C \sim 95^{\circ}C$

Commerical Temperature (0°C ~ 85 °C)

Industrial Temperature(-40°C ~ 95 °C)

- JEDEC standard 78ball FBGA(x8), 96ball FBGA(x16)
- Driver strength selected by EMRS
- · Dynamic On Die Termination supported
- · Asynchronous RESET pin supported
- ZQ calibration supported
- TDQS (Termination Data Strobe) supported (x8 only)
- · Write Levelization supported
- 8 bit pre-fetch

^{*} This product in compliance with the RoHS directive.



ORDERING INFORMATION

Part No.	Configuration	Temperature	Package
H5TC1G83EFR-*xxA	128M x 8	Commercial	78ball FBGA
H5TC1G83EFR-*xxI	12011 X 0	Industrial	70Ddii 1 DGA
H5TC1G63EFR-*xxA	64M x 16	Commercial	96ball FBGA
H5TC1G63EFR-*xxI	א ויודט	Industrial	Jobali I DGA

^{*} xx means Speed Bin Grade

OPERATING FREQUENCY

Speed Grade	Frequency [MHz]										Remark	
(Marking)	CL5	CL6	CL7	CL8	CL9	CL10	CL11	CL12	CL13	CL14	(CL-tRCD-tRP)	
-G7	667	800	1066	1066							DDR3L-1066 7-7-7	
-H9	667	800	1066	1066	1333	1333					DDR3L-1333 9-9-9	
-PB	667	800	1066	1066	1333	1333	1600				DDR3L-1600 11-11-11	
-RD		800	1066	1066	1333	1333	1600		1866		DDR3L-1866 13-13-13	



Package Ballout/Mechanical Dimension x8 Package Ball out (Top view): 78ball FBGA Package (no support balls)

	1	2	3	4	5	6	7	8	9	1	
				ì						Г	
Α	VSS	VDD	NC				NU/TDQS	VSS	VDD	.	Α
В	VSS	VSSQ	DQ0				DM/TDQS	VSSQ	VDDQ		В
С	VDDQ	DQ2	DQS				DQ1	DQ3	VSSQ		С
D	VSSQ	DQ6	DQS				VDD	vss	VSSQ		D
Е	VREFDQ	VDDQ	DQ4				DQ7	DQ5	VDDQ		Е
F	NC	vss	RAS				СК	VSS	NC		F
G	ODT	VDD	CAS				CK	VDD	CKE		G
Н	NC	cs	WE				A10/AP	ZQ	NC		Н
J	VSS	BA0	BA2				NC	VREFCA	VSS		J
K	VDD	А3	A0				A12/BC	BA1	VDD		K
L	VSS	A5	A2				A1	A4	VSS		L
M	VDD	A7	A9				A11	A6	VDD		М
N	VSS	RESET	A13				NC	A8	vss		N
				-						_	
	1	2	3	4	5	6	7	8	9	ì	

(Top View: See the balls through the Package)

- Populated ball
- + Ball not populated



x16 Package Ball out (Top view): 96ball FBGA Package (no support balls)

	1	2	3	4	5	6	7	8	9	
Α	VDDQ	DQU5	DQU7				DQU4	VDDQ	VSS	Α
В	VSSQ	VDD	vss				DQSU#	DQU6	VSSQ	В
С	VDDQ	DQU3	DQU1				DQSU	DQU2	VDDQ	С
D	VSSQ	VDDQ	DMU				DQU0	VSSQ	VDD	D
Е	VSS	VSSQ	DQL0				DML	VSSQ	VDDQ	Е
F	VDDQ	DQL2	DQSL				DQL1	DQL3	VSSQ	F
G	VSSQ	DQL6	DQSL#				VDD	VSS	VSSQ	G
Н	VREFDQ	VDDQ	DQL4				DQL7	DQL5	VDDQ	Н
J	NC	vss	RAS#				СК	VSS	NC	J
K	ODT	VDD	CAS#				CK#	VDD	CKE	K
L	NC	CS#	WE#				A10/AP	ZQ	NC	L
M	VSS	BA0	BA2				NC	VREFCA	vss	М
N	VDD	А3	A0				A12/BC#	BA1	VDD	N
Р	VSS	A5	A2				A1	A4	vss	Р
R	VDD	A7	A9				A11	A6	VDD	R
Т	VSS	RESET#	NC				NC	A8	VSS	Т
	1	2	3	4	5	6	7	8	9	

(Top View: See the balls through the Package)

- Populated ball
- + Ball not populated



Pin Functional Description

Symbol	Туре	Function
CK, CK	Input	Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$.
CKE, (CKE0), (CKE1)	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, $\overline{\text{CK}}$, ODT and CKE, are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
<u>CS</u> , (<u>CS</u> 0), (<u>CS1), (CS2), (CS3)</u>	Input	Chip Select: All commands are masked when \overline{CS} is registered HIGH. \overline{CS} provides for external Rank selection on systems with multiple Ranks. \overline{CS} is considered part of the command code.
ODT, (ODT0), (ODT1)	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, \overline{DQS} and DM/TDQS, NU/TDQS (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x8 configurations. For x16 configuration, ODT is applied to each DQ, DQSU, \overline{DQSU} , DQSL, DQSL, DMU, and DML signal. The ODT pin will be ignored if MR1 is programmed to disable ODT.
RAS. CAS. WE	Input	Command Inputs: \overline{RAS} , \overline{CAS} and \overline{WE} (along with \overline{CS}) define the command being entered.
DM, (DMU), (DML)	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS is enabled by Mode Register A11 setting in MR1.
BA0 - BA2	Input	Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle.
A0 - A15	Input	Address Inputs: Provide the row address for Active commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC have additional functions, see below). The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge).A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC	Input	Burst Chop: A12 / \overline{BC} is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See command truth table for details.



Symbol	Туре	Function
RESET	Input	Active Low Asynchronous Reset: Reset is active when RESET is LOW, and inactive when RESET is HIGH. RESET must be HIGH during normal operation. RESET is a CMOS rail-to-rail signal with DC high and low at 80% and 20% of VDD, i.e. 1.20V for DC high and 0.30V for DC low.
DQ	Input / Output	Data Input/ Output: Bi-directional data bus.
DQU, DQL, DQS, DQS, DQSU, DQSU, DQSL, DQSL	Input / Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS, DQSL, and DQSU are paired with differential signals DQS, DQSL, and DQSU, respectively, to provide differential pair signaling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.
TDQS, TDQS	Output	Termination Data Strobe: TDQS/ $\overline{\text{TDQS}}$ is applicable for x8 DRAMs only. When enabled via Mode Register A11 = 1 in MR1, the DRAM will enable the same termination resistance function on TDQS/ $\overline{\text{TDQS}}$ that is applied to DQS/ $\overline{\text{DQS}}$. When disabled via mode register A11 = 0 in MR1, DM/TDQS will provide the data mask function and $\overline{\text{TDQS}}$ is not used. x16 DRAMs must disable the TDQS function via mode register A11 = 0 in MR1.
NC		No Connect: No internal electrical connection is present.
NF		No Function
V_{DDQ}	Supply	DQ Power Supply: 1.5 V +/- 0.075 V
V _{SSQ}	Supply	DQ Ground
V_{DD}	Supply	Power Supply: 1.5 V +/- 0.075 V
V _{SS}	Supply	Ground
V _{REFDQ}	Supply	Reference voltage for DQ
V _{REFCA}	Supply	Reference voltage for CA
ZQ	Supply	Reference Pin for ZQ calibration

Note:

Input only pins (BA0-BA2, A0-A15, RAS, CAS, WE, CS, CKE, ODT, DM, and RESET) do not supply termination.



ROW AND COLUMN ADDRESS TABLE

1Gb

Configuration	128Mb x 8	64Mb x 16
# of Banks	8	8
Bank Address	BA0 - BA2	BAO - BA2
Auto precharge	A10/AP	A10/AP
BL switch on the fly	A12/BC	A12/BC
Row Address	A0 - A13	A0 - A12
Column Address	A0 - A9	A0 - A9
Page size ¹	1 KB	2 KB

Note1: Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered. Page size is per bank, calculated as follows:

page size = $2^{\text{COLBITS}} * \text{ORG} \div 8$

where COLBITS = the number of column address bits, ORG = the number of I/O (DQ) bits



Absolute Maximum Ratings

Absolute Maximum DC Ratings

Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Notes
VDD	Voltage on VDD pin relative to Vss	- 0.4 V ~ 1.975 V	V	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	- 0.4 V ~ 1.975 V	V	1,3
V _{IN} , V _{OUT}	Voltage on any pin relative to Vss	- 0.4 V ~ 1.975 V	V	1
T _{STG}	Storage Temperature	-55 to +100	°C	1, 2

Notes:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the
 device. This is a stress rating only and functional operation of the device at these or any other conditions above
 those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must not be greater than 0.6XVDDQ,When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV.

DRAM Component Operating Temperature Range Temperature Range

Symbol	Parameter	Rating	Units	Notes
т	Normal Operating Temperature Range	0 to 85	°C	1,2
OPER	Industrial Temperature Range	-40 to 95	°C	1,3

Notes:

- 1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 85°C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
 - a. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 µs.
 - b. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b).



AC & DC Operating Conditions

Recommended DC Operating Conditions

Recommended DC Operating Conditions - DDR3L (1.35V) operation

	_		Rating				
Symbol	Parameter	Min.	Тур.	Max.	Units	Notes	
VDD	Supply Voltage	1.283	1.35	1.45	V	1,2,3,4	
VDDQ	Supply Voltage for Output	1.283	1.35	1.45	V	1,2,3,4	

Notes:

- 1. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of VDD/VDDQ (t) over a very long period of time (e.g., 1 sec).
- 2. If maximum limit is exceeded, input levels shall be governed by DDR3 specifications.
- 3. Under these supply voltages, the device operates to this DDR3L specification.
- 4. Once initialized for DDR3L operation, DDR3 operation may only be used if the device is in reset while VDD and VDDQ are changed for DDR3 operation (see Figure 0).

Recommended DC Operating Conditions - DDR3 (1.5V) operation

	_		Rating				
Symbol	Parameter	Min.	Тур.	Max.	Units	Notes	
VDD	Supply Voltage	1.425	1.5	1.575	V	1,2,3	
VDDQ	Supply Voltage for Output	1.425	1.5	1.575	٧	1,2,3	

Notes:

- 1. If minimum limit is exceeded, input levels shall be governed by DDR3L specifications.
- 2. Under 1.5V operation, this DDR3L device operates to the DDR3 specifications under the same speed timings as defined for this device.
- 3. Once initialized for DDR3 operation, DDR3L operation may only be used if the device is in reset while VDD and VDDQ are changed for DDR3L operation (see Figure 0).






Figure 0 - VDD/VDDQ Voltage Switch Between DDR3L and DDR3



IDD and IDDQ Specification Parameters and Test Conditions IDD and IDDQ Measurement Conditions

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. Figure 1. shows the setup and test load for IDD and IDDQ measurements.

- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET, and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR3 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 2. In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as VIN <= V_{II AC(max)}.
- "1" and "HIGH" is defined as VIN >= V_{IHAC(min)}.
- "MID LEVEL" is defined as inputs are VREF = VDD/2.
- Timing used for IDD and IDDQ Measurement-Loop Patterns are provided in Table 1.
- Basic IDD and IDDQ Measurement Conditions are described in Table 2.
- Detailed IDD and IDDO Measurement-Loop Patterns are described in Table 3 through Table 10.
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting

```
RON = RZQ/7 (34 Ohm in MR1);

Qoff = 0_B (Output Buffer enabled in MR1);

RTT_Nom = RZQ/6 (40 Ohm in MR1);

RTT_Wr = RZQ/2 (120 Ohm in MR2);

TDQS Feature disabled in MR1
```

- Attention: The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define D = $\{\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}\}:= \{HIGH, LOW, LOW, LOW\}$
- Define $\overline{D} = {\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}} := {HIGH, HIGH, HIGH}$






Figure 1 - Measurement Setup and Test Load for IDD and IDDQ (optional) Measurements [Note: DIMM level Output test load condition may be different from above]




Figure 2 - Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement



Table 1 -Timings used for IDD and IDDQ Measurement-Loop Patterns

	Complete	DDR3L-1066	DDR3L-1333	DDR3L-1600	DDR3L-1866	11
	Symbol	7-7-7	9-9-9	11-11-11	13-13-13	Unit
t_{CK}		1.875	1.5	1.25	1.07	ns
CL		7	9	11	13	nCK
n_{RCD}		7	9	11	13	nCK
$n_{\rm RC}$		27	33	39	45	nCK
n_{RAS}		20	24	28	32	nCK
n_{RP}		7	9	11	13	nCK
n	1KB page size	20	20	24	26	nCK
n _{FAW}	2KB page size	27	30	32	33	nCK
_	1KB page size	4	4	5	5	nCK
<i>n</i> _{RRD}	2KB page size	6	5	6	6	nCK
n _{RFC} -5	512Mb	48	60	72	85	nCK
n _{RFC} -1	Gb	59	74	88	103	nCK
n _{RFC} - 2	2 Gb	86	107	128	150	nCK
n _{RFC} - 4	l Gb	160	200	240	281	nCK
n _{RFC} - 8	3 Gb	187	234	280	328	nCK

Table 2 -Basic IDD and IDDQ Measurement Conditions

Symbol	Description
	Operating One Bank Active-Precharge Current
	CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: High between ACT
<i>T</i>	and PRE; Command, Address, Bank Address Inputs: partially toggling according to Table 3; Data IO:
I_{DD0}	MID-LEVEL; DM: stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see
	Table 3); Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details:
	see Table 3.
	Operating One Bank Active-Read-Precharge Current
	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{\text{CS}}$: High between
I_{DD1}	ACT, RD and PRE; Command, Address; Bank Address Inputs, Data IO: partially toggling according to
- DD1	Table 4; DM: stable at 0; Bank Activity: Cycling with on bank active at a time: 0,0,1,1,2,2, (see Table
	4); Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see
	Table 4.



Symbol	Description
	Precharge Standby Current
	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8^{a} ; AL: 0; $\overline{\text{CS}}$: stable at 1; Command, Address,
I _{DD2N}	Bank Address Inputs: partially toggling according to Table 5; Data IO: MID-LEVEL; DM: stable at 0; Bank
	Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0;
	Pattern Details: see Table 5.
	Precharge Standby ODT Current
	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: stable at 1; Command, Address,
I _{DD2NT}	Bank Address Inputs: partially toggling according to Table 6; Data IO: MID-LEVEL; DM: stable at 0; Bank
	Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: toggling
	according to Table 6; Pattern Details: see Table 6.
	Precharge Power-Down Current Slow Exit
	CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: stable at 1; Command, Address,
I _{DD2P0}	Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: all banks closed;
	Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Precharge Power Down
	Mode: Slow Exit ^{c)}
	Precharge Power-Down Current Fast Exit
	CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: stable at 1; Command, Address,
I _{DD2P1}	Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: all banks closed;
	Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Precharge Power Down
	Mode: Fast Exit ^{c)}
	Precharge Quiet Standby Current
I _{DD2Q}	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: stable at 1; Command, Address,
DD2Q	Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: all banks closed;
	Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0
	Active Standby Current
	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: stable at 1; Command, Address,
I_{DD3N}	Bank Address Inputs: partially toggling according to Table 5; Data IO: MID-LEVEL; DM: stable at 0; Bank
	Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0;
	Pattern Details: see Table 5.



Symbol	Description
	Active Power-Down Current
I _{DD3P}	CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{\text{CS}}$: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: all banks open;
	Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0
	Operating Burst Read Current
I _{DD4R}	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^a); AL: 0; $\overline{\text{CS}}$: High between RD; Command, Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data burst with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,(see Table 7); Output Buffer
	and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see Table 7. Operating Burst Write Current
I _{DD4W}	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^a); AL: 0; CS: High between WR; Command, Address, Bank Address Inputs: partially toggling according to Table 8; Data IO: seamless read data burst with different data between one burst and the next one according to Table 8; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,(see Table 8); Output Buf-
	fer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at HIGH; Pattern Details: see Table 8.
	Burst Refresh Current
$I_{ m DD5B}$	CKE: High; External clock: On; tCK, CL, nRFC: see Table 1; BL: 8 ^a); AL: 0; $\overline{\text{CS}}$: High between REF; Command, Address, Bank Address Inputs: partially toggling according to Table 9; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: REF command every nREC (see Table 9); Output Buffer and RTT: Enabled in Mode Registers ^b); ODT Signal: stable at 0; Pattern Details: see Table 9.
	Self-Refresh Current: Normal Temperature Range
	7 _{CASE} : 0 - 85 °C; Auto Self-Refresh (ASR): Disabled ^{d)} ; Self-Refresh Temperature Range (SRT): Normal ^{e)} ;
I _{DD6}	CKE: Low; External clock: Off; CK and $\overline{\text{CK}}$: LOW; CL: see Table 1; BL: 8^{a} ; AL: 0; $\overline{\text{CS}}$, Command, Address, Bank Address Inputs, Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: MID-LEVEL
	Self-Refresh Current: Extended Temperature Range
	7 _{CASE} : 0 - 95 °C; Auto Self-Refresh (ASR): Disabled ^{d)} ; Self-Refresh Temperature Range (SRT): Extend-
I _{DD6ET}	ed ^{e)} ; CKE: Low; External clock: Off; CK and $\overline{\text{CK}}$: LOW; CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{\text{CS}}$, Command, Address, Bank Address Inputs, Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: MID-
	LEVEL



Symbol	Description
	Operating Bank Interleave Read Current
	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, NRRD, nFAW, CL: see Table 1; BL: 8 ^{a)f)} ; AL: CL-1;
	CS: High between ACT and RDA; Command, Address, Bank Address Inputs: partially toggling according
I_{DD7}	to Table 10; Data IO: read data burst with different data between one burst and the next one according
	to Table 10; DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1,7) with
	different addressing, wee Table 10; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal:
	stable at 0; Pattern Details: see Table 10.

- a) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B
- b) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable: set MR2 A[10,9] = 10B
- c) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12 = 1B for Fast Exit
- d) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature
- e) Self-Refresh Temperature Range (SRT): set MR2 A7 = 0B for normal or 1B for extended temperature range
- f) Read Burst Type: Nibble Sequential, set MR0 A[3] = 0B



Table 3 - IDD0 Measurement-Loop Pattern^{a)}

CK, CK	CKE	Sub-Loop	Cycle	Command	S	RAS	CAS	WE	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D, D	1	1	1	1	0	0	00	0	0	0	0	-
				repeat	patte	rn 1	4 unti	InRAS	5 - 1, 1	trunca	te if n	ecess	ary			
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
			•••	repeat	patte	rn 1	4 unti	l nRC	- 1, tr	uncate	e if ne	cessa	ry			
	ligh		1*nRC+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			1*nRC+1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
рū			1*nRC+3, 4	D, D	1	1	1	1	0	0	00	0	0	F	0	-
toggling	Static High			repeat	patte	rn nR0	C+1	4 unti	l 1*nR	RC + n	RAS -	1, tru	ıncate	if nece	essary	
\$	Stal		1*nRC+nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
				repeat	patte	rn nR0	C+1	4 unti	l 2*nR	RC - 1,	trunc	ate if	neces	sary		
		1	2*nRC	repeat	Sub-L	oop 0), use	BA[2:	0] = 1	inste	ad					
		2	4*nRC	repeat	Sub-L	.oop 0), use	BA[2:	0] = 2	inste	ad					
		3	6*nRC	repeat	Sub-L	.oop 0), use	BA[2:	0] = 3	inste	ad					
		4	8*nRC	repeat	Sub-L	oop 0), use	BA[2:	0] = 4	inste	ad					_
		5	10*nRC	repeat	Sub-L	oop 0), use	BA[2:	0] = 5	inste	ad					
		6	12*nRC	repeat	Sub-L	oop 0), use	BA[2:	0] = 6	inste	ad					
		7	14*nRC	repeat	Sub-L	oop 0	, use	BA[2:	0] = 7	' inste	ad					

a) DM must be driven LOW all the time. DQS, $\overline{\mbox{DQS}}$ are MID-LEVEL.

b) DQ signals are MID-LEVEL.



Table 4 - IDD1 Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	S	RAS	CAS	WE	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D, D	1	1	1	1	0	0	00	0	0	0	0	-
				repeat	patte	rn 1	4 unti	l nRCI) - 1, 1	trunca	te if n	ecess	ary			
			nRCD	RD	0	1	0	1	0	0	00	0	0	0	0	00000000
				repeat	patte	rn 1	4 unti	l nRAS	5 - 1, t	runca	te if ne	ecessa	ary			
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
				repeat	patte	n 1	4 unti	I nRC	- 1, tr	uncate	e if ned	cessar	у			
			1*nRC+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
	Static High		1*nRC+1,2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
пg			1*nRC+3,4	D, D	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic I			repeat	patte	n nRo	C + 1,	4 ur	ntil nR	C + nl	RCD -	1, tru	ncate	if nece	essary	
유	Sta		1*nRC+nRCD	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
				repeat	patte	n nRo	C + 1,	4 ur	ntil nR	C + nl	RAS -	1, trui	ncate	if nece	essary	
			1*nRC+nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
				repeat	•							ncate	if nec	cessary	7	
		1	2*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 1	inste	ad					
		2	4*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 2	inste	ad					
		3	6*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 3	inste	ad					
		4	8*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 4	inste	ad					
		5	10*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 5	inste	ad					
		6	12*nRC	repeat		•										
		7	14*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 7	inste	ad					

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.



Table 5 - IDD2N and IDD3N Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	8	RAS	CAS	WE	ТДО	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	1	1	1	0	0	0	0	0	F	0	-
			3	D	1	1	1	1	0	0	0	0	0	F	0	-
рu	High	1	4-7	repeat Sub-Loop 0, use BA[2:0] = 1 instead												
toggling	는 는	2	8-11	repeat	Sub-L	.oop 0	, use	BA[2:0)] = 2	instea	d					
\$	Static	3	12-15	repeat	Sub-L	.oop 0	, use	BA[2:0)] = 3	instea	d					
		4	16-19	repeat	Sub-L	.oop 0	, use	BA[2:0)] = 4	instea	d					
		5	20-23	repeat	Sub-L	.oop 0	, use	BA[2:0)] = 5	instea	d					
		6	24-27	repeat	Sub-L	.oop 0	, use	BA[2:0	0] = 6	instea	d					
		7	28-31	repeat Sub-Loop 0, use BA[2:0] = 7 instead												

a) DM must be driven LOW all the time. DQS, $\overline{\mbox{DQS}}$ are MID-LEVEL.

Table 6 - IDD2NT and IDDQ2NT Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	<u> S</u>	RAS	CAS	WE	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	1	1	1	0	0	0	0	0	F	0	-
			3	D	1	1	1	1	0	0	0	0	0	F	0	-
рu	High	1	4-7	repeat Sub-Loop 0, but ODT = 0 and BA[2:0] = 1												
toggling	양	2	8-11	repeat	Sub-L	.oop 0	, but	ODT =	= 1 and	d BA[2	2:0] =	2				
\$	Static	3	12-15	repeat	Sub-L	.oop 0	, but	ODT =	= 1 and	d BA[2	2:0] =	3				
		4	16-19	repeat	Sub-L	.oop 0	, but	ODT =	= 0 and	d BA[2	2:0] =	4				
		5	20-23	repeat	Sub-L	.oop 0	, but	ODT =	= 0 and	d BA[2	2:0] =	5				
		6	24-27	repeat	Sub-L	.oop 0	, but	ODT =	= 1 and	d BA[2	2:0] =	6				
		7	28-31	repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 7												

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are MID-LEVEL.

b) DQ signals are MID-LEVEL.

b) DQ signals are MID-LEVEL.



Table 7 - IDD4R and IDDQ4R Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle Number	Command	S	RAS	CAS	WE	TGO	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	RD	0	1	0	1	0	0	00	0	0	0	0	00000000
			1	D	1	0	0	0	0	0	00	0	0	0	0	-
			2,3	D,D	1	1	1	1	0	0	00	0	0	0	0	-
			4	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	00	0	0	F	0	-
Бu	High		6,7	D,D	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic F	1	8-15	repeat	Sub-L	oop 0	, but	BA[2:0)] = 1							
\$	Static	2	16-23	repeat	Sub-L	oop 0	, but	BA[2:0)] = 2							
		3	24-31	repeat	Sub-L	oop 0	, but	BA[2:0)] = 3							
	Ī	4	32-39	repeat	Sub-L	oop 0	, but	BA[2:0	0] = 4							
		5	40-47	repeat	Sub-L	oop 0	, but	BA[2:0)] = 5							
		6	48-55	repeat	Sub-L	oop 0	, but	BA[2:0	0] = 6							
		7 56-63 repeat Sub-Loop 0, but BA[2:0] = 7														

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.



Table 8 - IDD4W Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	S	RAS	CAS	WE	TGO	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	WR	0	1	0	0	1	0	00	0	0	0	0	00000000
			1	D	1	0	0	0	1	0	00	0	0	0	0	-
			2,3	D,D	1	1	1	1	1	0	00	0	0	0	0	-
			4	WR	0	1	0	0	1	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	1	0	00	0	0	F	0	-
Бu	High		6,7	D,D	1	1	1	1	1	0	00	0	0	F	0	-
toggling	Fic F	1	8-15	repeat	repeat Sub-Loop 0, but BA[2:0] = 1											
\$	Static	2	16-23	repeat	Sub-L	.oop 0	, but	BA[2:0)] = 2							
		3	24-31	repeat	Sub-L	.oop 0	, but	BA[2:0)] = 3							
		4	32-39	repeat	Sub-L	.oop 0	, but	BA[2:0)] = 4							
		5	40-47	repeat	Sub-L	.oop 0	, but	BA[2:0)] = 5							
		6	48-55	repeat	Sub-L	.oop 0	, but	BA[2:0)] = 6							
		7	56-63	repeat	Sub-L	.oop 0	, but	BA[2:0)] = 7							

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are used according to WR Commands, otherwise MID-LEVEL.

Table 9 - IDD5B Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle Number	Command	<u>S3</u>	RAS	CAS	WE	TGO	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	REF	0	0	0	1	0	0	0	0	0	0	0	-
		1	1.2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D, D	1	1	1	1	0	0	00	0	0	F	0	-
			58	repeat	repeat cycles 14, but $BA[2:0] = 1$ repeat cycles 14, but $BA[2:0] = 2$											
ng	High		912	repeat												
toggling			1316	repeat	cycles	14	, but I	3A[2:0] = 3							
유	Static		1720	repeat	cycles	14	, but I	3A[2:0] = 4							
			2124	repeat	cycles	3 14	, but I	3A[2:0] = 5							
			2528	repeat	cycles	14	, but I	3A[2:0] = 6							
			2932	repeat	cycles	3 14	, but I	3A[2:0] = 7							
		2	33nRFC-1	repeat	repeat Sub-Loop 1, until nRFC - 1. Truncate, if necessary.											

a) DM must be driven LOW all the time. DQS, \overline{DQS} are MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.

b) DQ signals are MID-LEVEL.



Table 10 - IDD7 Measurement-Loop Patterna)

ATTENTION! Sub-Loops 10-19 have inverse A[6:3] Pattern and Data Pattern than Sub-Loops 0-9

CK, CK	CKE	Sub-Loop	Cycle Number	Command	S	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1	RDA	0	1	0	1	0	0	00	1	0	0	0	00000000
			2	D	1	0	0	0	0	0	00	0	0	0	0	-
				repeat	above	e D C	omma	nd ur	itil nR	RD - :	Ĺ	1			1	•
			nRRD	ACT	0	0	1	1	0	1	00	0	0	F	0	-
		1	nRRD+1	RDA	0	1	0	1	0	1	00	1	0	F	0	00110011
		1	nRRD+2	D	1	0	0	0	0	1	00	0	0	F	0	-
				repeat	above	e D C	omma	nd ur	itil 2*	nRRD	- 1	1				
		2	2*nRRD	*nRRD repeat Sub-Loop 0, but BA[2:0] = 2												
		3	3*nRRD	repeat	Sub-L	_oop :	1, but	BA[2	:0] =	3						
		4	4*nRRD	D	1	0	0	0	0	3	00	0	0	F	0	-
		4		Assert	ssert and repeat above D Command until nFAW - 1, if necessary											
		5	nFAW	repeat Sub-Loop 0, but BA[2:0] = 4												
		6	nFAW+nRRD	repeat	peat Sub-Loop 1, but BA[2:0] = 5											
		7	nFAW+2*nRRD	repeat	peat Sub-Loop 0, but BA[2:0] = 6											
		8	nFAW+3*nRRD	repeat	eat Sub-Loop 1, but BA[2:0] = 7											
_	h	9	nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	F	0	-
ing	Static High	9		Assert	and r	epeat	abov	e D C	omma	nd ur	til 2*	nFAV	/ - 1,	if nece	essary	,
toggling	atic	10	2*nFAW+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
45	Sti		2*nFAW+1	RDA	0	1	0	1	0	0	00	1	0	F	0	00110011
			2*nFAW+2	D	1	0	0	0	0	0	00	0	0	F	0	-
			ZTIIFAVVTZ	Repeat	Repeat above D Command until 2* nFAW + nRRD - 1											
			2*nFAW+nRRD	ACT	0	0	1	1	0	1	00	0	0	0	0	-
		11	2*nFAW+nRRD+1	RDA	0	1	0	1	0	1	00	1	0	0	0	00000000
		11	2*nFAW+nRRD+2	D	1	0	0	0	0	1	00	0	0	0	0	-
			Z TII AWTIIRDTZ	Repeat	abov	e D C	omm	and u	ntil 2*	nFAV	V + 2	* nRR	D - 1			
		12	2*nFAW+2*nRRD	repeat	Sub-l	_oop	10, bu	it BA[:	2:0] =	= 2						
		13	2*nFAW+3*nRRD	repeat	Sub-l	_oop	11, bu	it BA[2:0] =	= 3						
		14	2*nFAW+4*nRRD	D	1	0	0	0	0	3	00	0	0	0	0	-
		11	Z III AWI I IIIKKD	Assert		•					itil 3*	nFAV	/ - 1,	if nece	essary	•
		15	3*nFAW	repeat			•	_	_							
		16	3*nFAW+nRRD	repeat		•		_	_							
		17	3*nFAW+2*nRRD	repeat	Sub-l	_oop	10, bu	it BA[2:0] =	- 6						
		18	3*nFAW+3*nRRD	repeat	Sub-l	oop	1 <mark>1, b</mark> u	it BA[2:0] =	7						
		10	3*nFΔ\\\/ ±4*nDDD	D	1	0	0	0	0	7	00	0	0	0	0	-
		19 3*nFAW+4*nRRD Assert and repeat above D Command until 4* nFAW - 1, if necessary								ind ur	ıtil 4*	nFAV	<i>-</i> 1,	if nece	essary	,

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.



IDD Specifications

IDD values are for full operating range of voltage and temperature unless otherwise noted.

$I_{\rm DD}$ Specification

Speed Grade Bin	DDR3L - 1066 7-7-7	DDR3L - 1333 9-9-9	DDR3L - 1600 11-11-11	DDR3L - 1866 13-13-13	Unit	Notes
Symbol	Max.	Max.	Max.	Max.		
$I_{ m DD0}$	32	35	40	45	mA	x8
220	42	44	46	48	mA	x16
I_{DD1}	40	46	54	58	mA	x8
551	55	58	60	62	mA	x16
7	16	18	20	22	mA	x8
I_{DD2N}	18	20	22	24	mA	x16
7	20	22	24	26	mA	x8
I_{DD2NT}	22	26	28	30	mA	x16
I_{DD2P0}	12	12	12	12	mA	x8/x16
I_{DD2P1}	15	15	15	18	mA	x8/x16
	18	18	20	20	mA	x8
I_{DD2Q}	18	20	22	24	mA	x16
7	18	20	22	24	mA	x8
I_{DD3N}	32	35	35	38	mA	x16
T	10	10	12	12	mA	x8
I_{DD3P}	20	22	22	24	mA	x16
7	65	80	90	100	mA	x8
I_{DD4R}	108	125	145	165	mA	x16
7	60	68	80	90	mA	x8
I_{DD4W}	100	115	130	145	mA	x16
7	75	75	80	85	mA	x8
I_{DD5B}	100	100	105	110	mA	x16
$I_{\rm DD6}$	12	12	12	12	mA	x8/x16
I_{DD6ET}	15	15	15	15	mA	x8/x16
I _{DD6 Low Power}	5	5	5	5	mA	x8/x16
	125	150	175	205	mA	x8
I_{DD7}	196	198	208	225	mA	x16

Notes:

- 1. Applicable for MR2 settings A6=0 and A7=0. Temperature range for IDD6 is 0 85° C.
- 2. Applicable for MR2 settings A6=0 and A7=1. Temperature range for IDD6ET is 0 95° C.



Input/Output Capacitance

Parameter	Symbol	DDR3L	-1066	DDR3I	-1333	DDR3I	L-1600	DDR3L-1866		Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	S	S
Input/output capacitance (DQ, DM, DQS, DQS, TDQS, TDQS)	C _{IO}	1.5	2.7	1.5	2.5	1.5	2.3	1.4	2.2	pF	1,2,3
Input capacitance, CK and CK	C _{CK}	0.8	1.6	0.8	1.4	0.8	1.4	0.8	1.3	pF	2,3
Input ca <u>pa</u> citance delta CK and CK	C _{DCK}	0	0.15	0	0.15	0	0.15	0	0.15	pF	2,3,4
Input cap <u>acita</u> nce delta, DQS and DQS	C _{DDQS}	0	0.20	0	0.15	0	0.15	0	0.15	pF	2,3,5
Input capacitance (All other input-only pins)	CI	0.75	1.35	0.75	1.3	0.75	1.3	0.75	1.2	pF	2,3,6
Input capacitance delta (All CTRL input-only pins)	C _{DI_CTRL}	-0.5	0.3	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	2,3,7, 8
Input capacitance delta (All ADD/CMD input-only pins)	C _{DI_ADD_}	-0.5	0.5	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	2,3,9, 10
Input/output capacitance delta (DQ, DM, DQS, DQS)	C _{DIO}	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2,3, 11
Input/output capacitance of ZQ pin	C _{ZQ}	-	3	-	3	-	3	-	3	pF	2,3, 12

Notes:

- 1. Although the DM, TDQS and $\overline{\text{TDQS}}$ pins have different functions, the loading matches DQ and DQS.
- 2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER(VNA)") with VDD, VDDQ, VSS,VSSQ applied and all other pins floating (except the pin under test, CKE, RESET and ODT as necessary). VDD=VDDQ=1.5V, VBIAS=VDD/2 and on-die termination off.
- 3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
- 4. Absolute value of C_{CK} - $C_{\overline{CK}}$.
- 5. Absolute value of $C_{IO}(DQS)-C_{IO}(\overline{DQS})$.
- 6. C_I applies to ODT, \overline{CS} , CKE, A0-A15, BA0-BA2, \overline{RAS} , \overline{CAS} , \overline{WE} .
- 7. C_{DI_CTR} applies to ODT, \overline{CS} and CKE.
- 8. $C_{DI CTRL} = C_I(CNTL) 0.5 * C_I(CLK) + C_I(\overline{CLK})$
- 9. $C_{DI_ADD_CMD}$ applies to A0-A15, BA0-BA2, \overline{RAS} , \overline{CAS} and \overline{WE} .
- 10. $C_{DI ADD CMD} = C_I(ADD_CMD) 0.5*(C_I(CLK) + C_I(\overline{CLK}))$
- 11. $C_{DIO} = C_{IO}(DQ) 0.5*(C_{IO}(DQS) + C_{IO}(\overline{DQS}))$
- 12. Maximum external load capacitance an ZQ pin: 5 pF.



Standard Speed Bins

DDR3L SDRAM Standard Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

DDRL3-1066 Speed Bins

For specific Notes see "Speed Bin Table Notes" on page 31.

	Speed Bin		DDR3L-	1066 G7		
	CL - nRCD - nRP		7-:	7-7	Unit	Note
Pa	rameter	Symbol	min	max		
Internal read	d command to first data	t _{AA}	13.125	20	ns	
	rnal read or write elay time	<i>t</i> _{RCD}	13.125	_	ns	
PRE cor	mmand period	t _{RP}	13.125	_	ns	
	or REF command period	<i>t</i> _{RC}	50.625	_	ns	
ACT to PRE	command period	<i>t</i> _{RAS}	37.5	9 * tREFI	ns	
CL = 5	CWL = 5	t _{CK(AVG)}	3.0	3.3	ns	1,2,3,4,6, 10,11
	CWL = 6	t _{CK(AVG)}	Rese	erved	ns	4
CL = 6	CWL = 5	t _{CK(AVG)}	2.5	3.3	ns	1,2,3,6
CL = 0	CWL = 6	t _{CK(AVG)}	Rese	erved	ns	1,2,3,4
CL = 7	CWL = 5	t _{CK(AVG)}	Rese	erved	ns	4
CL = /	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1,2,3,4
CL = 8	CWL = 5	t _{CK(AVG)}	Rese	erved	ns	4
CL - 0	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1,2,3
S	upported CL Setting	gs	5, 6,	7, 8	n _{CK}	13
Su	pported CWL Settir	ngs	5,	, 6	n _{CK}	



DDR3L-1333 Speed Bins

For specific Notes see "Speed Bin Table Notes" on page 31.

	Speed Bin		DDR3L	-1333 H9	11	Nata
	CL - nRCD - nRP		9	-9-9	Unit	Note
Pa	rameter	Symbol	min	max		
Internal rea	d command to first data	t _{AA}	13.5 (13.125) ¹¹	20	ns	
ACT to internal read or write delay time		<i>t</i> _{RCD}	13.5 (13.125) ¹¹ —		ns	
PRE co	mmand period	t _{RP}	13.5 (13.125) ¹¹	_	ns	
	or REF command period	<i>t</i> _{RC}	49.5 (49.125) ¹¹	_	ns	
ACT to PRE	command period	t_{RAS}	36	9 * tREFI	ns	
CL = 5	CWL = 5	t _{CK(AVG)}	3.0	3.3	ns	1,2,3,4,7, 10,11
	CWL = 6, 7	t _{CK(AVG)}	Reserved		ns	4
	CWL = 5	t _{CK(AVG)}	2.5	3.3	ns	1,2,3,7
CL = 6	CWL = 6	t _{CK(AVG)}	Res	served	ns	1,2,3,4,7
	CWL = 7	t _{CK(AVG)}	Res	served	ns	4
	CWL = 5	t _{CK(AVG)}	Res	served	ns	4
CL = 7	CWL = 6	<i>t</i> _{CK(AVG)}	, ,	< 2.5 otional) te 5,11	ns	1,2,3,4,7
	CWL = 7	t _{CK(AVG)}	Res	served	ns	1,2,3,4
	CWL = 5	t _{CK(AVG)}	Res	served	ns	4
CL = 8	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1,2,3,7
	CWL = 7	t _{CK(AVG)}	Res	served	ns	1,2,3,4
Cl - 0	CWL = 5, 6	t _{CK(AVG)}	Res	served	ns	4
CL = 9	CWL = 7	<i>t</i> _{CK(AVG)}	1.5	<1.875	ns	1,2,3,4
	CWL = 5, 6	t _{CK(AVG)}	Res	served	ns	4
CL = 10	CWL = 7	t _{CK(AVG)}	1.5	<1.875	ns	1,2,3
			(Op	ns	5	
	Supported CL Setting			7),9,(10)	n _{CK}	
S	upported CWL Settin	gs	5,	, 6, 7	n _{CK}	



DDR3L-1600 Speed Bins

For specific Notes see "Speed Bin Table Notes" on page 31.

	Speed Bin		DDR3L	-1600 PB	Unit	Note
	CL - nRCD - nRP		11-	11-11	Unit	Note
Pa	rameter	Symbol	min	max		
Internal rea	d command to first data	t _{AA}	13.75 (13.125) ¹¹ 13.75	20	ns	
ACT to internal read or write delay time		t _{RCD}	13.75 (13.125) ¹¹ 13.75	_	ns	
	mmand period	t _{RP}	(13.125) ¹¹ 48.75	_	ns	
ACT to ACT	or REF command period	t _{RC}	(48.125) ¹¹	_	ns	
ACT to PRE	E command period	t_{RAS}	35	9 * tREFI	ns	
CL = 5	CWL = 5	t _{CK(AVG)}	3.0	3.3	ns	1,2,3,4,8, 10,11
	CWL = 6, 7, 8	<i>t</i> _{CK(AVG)}		served	ns	4
	CWL = 5	<i>t</i> _{CK(AVG)}	2.5	3.3	ns	1,2,3,8
CL = 6	CWL = 6	<i>t</i> _{CK(AVG)}	Res	served	ns	1,2,3,4,8
	CWL = 7, 8	t _{CK(AVG)}	Res	Reserved		4
	CWL = 5	t _{CK(AVG)}		served	ns	4
CL = 7	CWL = 6	t _{CK(AVG)}		< 2.5 tional) e 5,11	ns	1,2,3,4,8
	CWL = 7	<i>t</i> _{CK(AVG)}	Reserved		ns	1,2,3,4,8
	CWL = 8	<i>t</i> _{CK(AVG)}	Res	served	ns	4
	CWL = 5	<i>t</i> _{CK(AVG)}	Res	served	ns	4
CL = 8	CWL = 6	<i>t</i> _{CK(AVG)}	1.875	< 2.5	ns	1,2,3,8
CL = 0	CWL = 7	<i>t</i> CK(AVG)	Res	served	ns	1,2,3,4,8
	CWL = 8	<i>t</i> _{CK(AVG)}	Res	served	ns	1,2,3,4
	CWL = 5, 6	<i>t</i> _{CK(AVG)}	Res	served	ns	4
CL = 9	CWL = 7	t _{CK(AVG)}	` '	<1.875 tional) e 5,11	ns	1,2,3,4,8
	CWL = 8	t _{CK(AVG)}		served	ns	1,2,3,4
	CWL = 5, 6	t _{CK(AVG)}	Res	served	ns	4
CL = 10	CWL = 7	t _{CK(AVG)}	1.5	<1.875	ns	1,2,3,8
	CWL = 8	t _{CK(AVG)}	Res	served	ns	1,2,3,4
CL = 11	CWL = 5, 6,7	t _{CK(AVG)}	Res	served	ns	4
		t _{CK(AVG)}	1.25	<1.5	ns	1,2,3
	Supported CL Setting		5,6,(7),8	3,(9),10,11	n _{CK}	
S	Supported CWL Settin	gs	5, 6	5, 7, 8	n _{CK}	



DDR3L-1866 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 31.

-	Speed Bin	•	DDR3L-18	66 RD		
	CL - nRCD - nR	D	13-13-	13	Unit	Note
	rameter	Symbol	min	max		
		- Cynnbon	13.91(13.125)	IIIux		
	ead command to irst data	t_{AA}	(Optional Note 5,11)	20	ns	
	ACT to internal read or write delay time		13.91(13.125) (Optional Note 5,11)	_	ns	
	mmand period	<i>t</i> _{RP}	13.91(13.125) (Optional Note 5,11)	_	ns	
ACT to	PRE command period	t _{RAS}	34	9 * tREFI	ns	
	o ACT or PRE mand period	t_{RC}	47.91(47.125) (Optional Note 5,11)	-	ns	
	CWL = 5	t _{CK(AVG)}	Reserv	ed	ns	1, 2, 3, 4, 9
CL = 5	CWL = 6,7,8,9	t _{CK(AVG)}	Reserv	ed	ns	4
	CWL = 5	t _{CK(AVG)}	2.5	3.3	ns	1, 2, 3, 9
CL = 6	CWL = 6	t _{CK(AVG)}	Reserv	ed	ns	1, 2, 3, 4, 9
	CWL = 7,8,9	<i>t</i> _{CK(AVG)}	Reserv	ed	ns	4
	CWL = 5	t _{CK(AVG)}	Reserv	ed	ns	4
CL = 7	CWL = 6	t _{CK(AVG)}	1.875 (Optional)	< 2.5 (Optional)	ns	1, 2, 3, 4, 9,11
	CWL = 7,8,9	t _{CK(AVG)}	Reserv	ed	ns	4
	CWL = 5	t _{CK(AVG)}	Reserv	ns	4	
CL = 8	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1, 2, 3, 9
CL - 0	CWL = 7	t _{CK(AVG)}	Reserv	ed	ns	1, 2, 3, 4, 9
	CWL = 8,9	t _{CK(AVG)}	Reserv	ed	ns	4
	CWL = 5, 6	<i>t</i> _{CK(AVG)}	Reserv	ed	ns	4
CL = 9	CWL = 7	t _{CK(AVG)}	1.5 (Optional)	<1.875 (Optional)	ns	1, 2, 3, 4, 9,11
	CWL = 8	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 9
	CWL = 9	<i>t</i> _{CK(AVG)}		Reserved	ns	4
	CWL = 5, 6	<i>t</i> _{CK(AVG)}	Reserv		ns	4
CL = 10	CWL = 7	t _{CK(AVG)}	1.5	<1.875	ns	1, 2, 3, 9
	CWL = 8	<i>t</i> _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 9
	CWL = 5,6,7	t _{CK(AVG)}	Reserv	ed	ns	4
CL = 11	CWL = 8	t _{CK(AVG)}	1.25 (Optional)	<1.5 (Optional)	ns	1, 2, 3, 4, 9,11
	CWL = 9	<i>t</i> CK(AVG)	Reserv		ns	1, 2, 3, 4
CL = 12	CWL = 5,6,7,8	<i>t</i> CK(AVG)	Reserv		ns	4
	CWL = 9	t _{CK(AVG)}	Reserv		ns	1,2,3,4
CL = 13	CWL = 5,6,7,8	t _{CK(AVG)}	Reserv		ns	4
	CWL = 9	<i>t</i> _{CK(AVG)}	1.07	<1.25	ns	1, 2, 3
	ipported CL Setti		6, (7), 8, (9), 1		n _{CK}	
Sup	oported CWL Sett	ings	5, 6, 7,	8, 9	$n_{\rm CK}$	



Speed Bin Table Notes


Absolute Specification (T_{OPFR} ; $V_{DDO} = V_{DD} = 1.5V +/- 0.075 V$);


- The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- 2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (3.0, 2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = tAA [ns] / tCK(AVG) [ns], rounding up to the next 'Supported CL', where tCK(AVG) = 3.0 ns should only be used for CL = 5 calculation.
- 3. tCK(AVG).MAX limits: Calculate tCK(AVG) = tAA.MAX / CL SELECTED and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.
- 4. 'Reserved' settings are not allowed. User must program a different value.
- 5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to SK hynix Inc. DIMM data sheet and/or the DIMM SPD information if and how this setting is supported.
- 6. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 7. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 8. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 9. Any DDR3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 10. Any DDR3-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 11. SK hynix Inc. DDR3 SDRAM devices supporting optional down binning to CL=7, 9 and CL=11, and tAA/ tRCD/tRP must be 13.125 ns. SPD settings must be programmed to match. For example, DDR3-1866 RD devices supporting down binning to DDR3-1600K or DDR3-1333 H9 or 1066 G7 should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accordingly. For example, 49.125ns (tRASmin + tRPmin = 36 ns + 13.125 ns) for DDR3-1333 H9 and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1600 PB.
- 12. For CL5 support, refer to DIMM SPD information. DRAM is required to support CL5. CL5 is not mandatory in SPD coding.




Package Dimensions

Package Dimension(x8): 78Ball Fine Pitch Ball Grid Array Outline







TOP VIEW BOTTOM VIEW






Package Dimension(x16): 96Ball Fine Pitch Ball Grid Array Outline







TOP VIEW